A leading global semiconductor company located in Penang, Malaysia, is seeking an experienced engineer to collaborate with IP designers on FPGA timing models. The ideal candidate will have over 10 years of hardware integration design experience, proficiency in Cadence Virtuoso, and knowledge of static timing analysis. This role offers the opportunity to work in a fast-paced environment alongside a dedicated team. Competitive compensation and development opportunities are provided.
#J-18808-Ljbffr