Analog Devices, Inc. is seeking a Principal Design Verification Engineer in Valencia, Spain. This role involves providing technical leadership for complex analog and mixed-signal design verifications.

Ideal candidates will possess expertise in SystemVerilog and UVM, alongside 10+ years of relevant experience. The position emphasizes collaboration across multiple teams and driving technical decision-making.

Join a culture that values innovation and professional growth, and help bridge the physical and digital worlds.