A leading technology company in Singapore is seeking an expert to handle responsibilities in low-power design and test architecture for ultra-low power SoCs. The role includes scan insertion, DFT infrastructure development, and collaboration with designers and test engineers. The candidate must have experience with EDA tools and structural test vector generation. This position is essential for improving test coverage and cost efficiency in the development process.
#J-18808-Ljbffr