Tech Staff Eng-CAD

  • Company:
    Microchip Technology India Pvt Ltd
  • Location:
  • Salary:
    negotiable / month
  • Job type:
  • Posted:
    2 days ago
  • Category:

We are looking to fill this role in either Burnaby BC or Ottawa ON. The CAD group at Microchip offers global support for multiple technology nodes and tools used in product development providing innovative solutions for the design community. The candidate will focus on flow development and support for back end physical verification. If you have a solid software background and are interested in supporting semiconductor chip design, this maybe the job for you. Expertise using Mentor Calibre DRC, LVS and PERC tools is paramount. Candidate should not only know how to run the tools and debug results, but also have strengths in developing the verification run decks and in automating flow/procedures. An overall strong understanding in both the digital and analog sides of design is important to be effective, since development and support work will span a variety of design styles. Additionally, both circuit/electrical and layout/physical knowledge is important. The candidate will Develop physical verification regression test cases to QA physical verification decks Support Layout and Design engineers with physical verification activities using verification tools such as Mentor Graphics Calibre and PERC, Cadence PVS, or Synopsys Hercules Utilize knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc. Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks Develop rule decks as needed to support flow Verify and enhance foundry rule decks Support remote sites worldwide with layout verification activities Support debug of physical verification issues Work as a member of team to develop flows to improve quality and reliability of devices Job Requirements 10 years developing and supporting physical verification activities In depth knowledge of Calibre DesignRev scripting Fluent with SVRF and TVF Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer Familiar with customizing Calibre Interactive Skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs Prefer extensive knowledge of Calibre, Pegasus, IC Validator syntax and semantics Prefer Parasitic Extraction, Reliability and Dynamic Noise related knowledge Excellent verbal and written communication skills Excellent interpersonal skills