Sr. Engineer I-Validation

  • Company:
  • Location:
  • Salary:
    negotiable / month
  • Job type:
  • Posted:
    1 day ago
  • Category:

Company Description Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products. Job Description As a System Validation Engineer you will join group of talented professionals responsible for bring-up, integration and validation of System on a Chip (SoC) products for Scalable Storage Business Unit. This unit within the company is constantly involved with cutting-edge technology for data storage solutions and is one of the major developers of this technology on the world stage. About the Job A validation engineer, in preparation for the first silicon arrival, is responsible for building infrastructure that is required to integrate and validate SOC for its intended use models. This involves building ecosystem, board designs, FW development, FPGA/CPLD coding, automation scripting, and software driver/OS system level integration. In addition, in pre-prototyping phase, a validation engineer is involved in the functional emulation of the IC under development, involving VHDL/Verilog coding for internally designed or off the-shelf highly integrated FPGA platforms. Upon prototype IC arrival (post-silicon), a validation engineer works in the lab environment and collaborates with design and FW engineers to bring-up, functionally integrate and validate entire SoC solution before its released to customers and mass production. Using the validation infrastructure together with the latest communication analyzers and test equipment, a validation engineer develops and executes a Feature Test Plan that fully exercises the prototype IC and associated FW/SW. The engineer utilizes existing and newly drafted standards including SAS, SATA, PCIe, NVMe, DDR, NAND Flash and other related standards commonly used in Storage Area Networks, Data Centers and Cloud. Via this role a successful candidate will gain unique, in-depth knowledge at sub-block and system level of the storage product SoCs. A candidate will be involved in HW/FW integration, problem solving and validation process of multicore SoCs at pre and post silicon stages. The role opens wide growth opportunities and a gain of jack of all trades system engineering experience. Responsibilities As a Scalable Storage BU System Validation Design Engineer, you will be involved in designing, building and debugging system level HW, FW and SW used to test leading edge prototype IC’s in their intended applications. The responsibilities include but are not limited to As part of post-silicon system integration process, you will be involved in integration of a prototype IC FW/HW into a complete SoC solution. This includes working with prototype boards, ICs, FW and SW to bring-up entire system level solution to life and enable its further FW development and testing. You will work as part of a team to develop, execute and document a series of Feature Tests that will fully validate the operation of the SoC as part of the overall product. These feature tests will exercise the various functional blocks of an IC and associated FW/SW to ensure all components and overall SoC is functioning per design specs, achieves expected performance and meets industry standards. Troubleshooting and resolving complex problems in embedded multi-core SoCs. Developing FW for SoC test infrastructure and test cases. Building intended use model system solutions and utilizing them in End2End system level testing. Scripting for automated control of the test infrastructure. Designing complex validation boards utilizing Microsemi and third-party IC’s. FPGAs coding for device pre-proto emulation and testing. Designing and VHDL coding of CPLDs and FGPAs residing on Validation boards. Learning and dynamically applying knowledge of the SoC, protocols and standards. Effectively presenting technical information to small teams of engineers. The role and responsibilities will grow with candidate skills and interests. Job Requirements Critical Qualifications Bachelors or Masters Degree in Computer Engineering, Electrical Engineering or Computer Science Prior experience in IC and multicore SoC validation Experience working with prototype ICs, boards and HW infrastructure Strong knowledge of C, C programming and scripting language such as Tcl/Tk Strong knowledge of Data Communication and Digital Design theory Good principles of uProcessor architecture Thorough knowledge of circuit theory and high-speed signal fundamentals Experience working in lab environment and knowledge of relevant test equipment and protocol analyzers. Strong analytical and problem-solving skills Strong communications and interpersonal skills Ability to quickly learn new technologies and standards Desirable Qualifications 2 years of relevant experience in a HW Validation team Previous experience developing and debugging MIPS arch. SoC FW code in C/C Knowledge of SAS, SATA, PCIe, NVMe, DDR, ONFI, I2C, SPI or UART standards Experience with ROC/HBA controller and SAS/SATA/SCSI/PCIe protocols debugging Data Storage Systems integration and testing Host drivers development Windows and/or Linux OS basic architecture and drivers knowledge SR-IOv knowledge and working experience CISS or PQI host interface knowledge Knowledge of FPGA’s, tools and VHDL coding Experience in high speed digital designs, boards, PCB layout and manufacturing process SoC performance validation, and performance tuning experience Experience in defining comprehensive test coverage at sub-block and system level Complex End2End system test execution Threadx or RTOS knowledge